Abstract-A new wafer-level reliability qualification methodology is proposed. Unlike conventional method which usually takes days to completion, the total test time of the new technique can be shortened within 2 hours. Besides, it only requires a single device. This new technique is easy to implement on commercial equipment and it has been successfully validated on different processes including the most advanced 28nm process with both SiON and high-k gate stacks. This new technique can be an effective tool for fast reliability screening during process development in future.
INTRODUCTION
With the introduction of new materials [1] and device size shrinking to nano-meters [2] , fast reliability screening during fabrication becomes particularly important. Fast screening can shorten the turnover time during process development. It is also possible to reduce total test time in assessing small devices where statistic variation requires multiple tests [3, 4]. Among all reliability instabilities, Bias Temperature Instability (BTI) is a major source of degradation [5, 6, 7] and is a major design concern in nano-scale regime. BTI degradation can recover very fast when stress voltage is removed. For qualification screening, the degradation after recovery is of interests. Therefore, measurement with slow speed is still widely used [8].A delay has been purposely introduced by industrial researchers when evaluating lifetime [9] . BTI degradation can be expressed by a power law against time and voltage [10, 11], m n Vt A Vg t Δ = ⋅ ⋅ , (1) where, A is a prefactor, n the time exponent and m the voltage exponent. Lifetime under nominal operation can be predicted if these parameters are known. Conventionally, this is done by accelerating tests under constant voltage stress (CVS) as shown in Fig. 1 applicability of the new method on different technology processes, the advanced 28nm processes with ultra-thin SiO 2 and high-k gate stack are also used in this work.
B. TEST PROCEDURE
The Vg waveform used for VSS technique is shown in Fig.  2 . Instead of applying a constant stress voltage which is widely used in BTI tests, the new test procedure applies a step-like waveform. Therefore, the proposed technique is named as Voltage Stepping Stressing technique (VSS) hereafter.
Prior to stress, a reference Id-Vg curve was recorded under Vd = -25 mV. The device was stressed at |Vgst| =|V1| for a prespecified time, ∆t and then |Vgst| was then 'stepped up' to k*|V1| for another ∆t. k is the proportional factor and keeps constant during N steps. Id-Vg was measured at pre-defined intervals during each step. This procedure will continue until reaching the pre-set maximum N. The Vgst to be applied on the device is listed in Table 1 . All the stresses and measurements were performed at T = 125C. The slow measurement is used here in this work. Step Vgst Stress time Table. 1 Stress voltage, Vgst, and the stress time applied for each step in the VSS method. |Vgst| increases in steps by a factor of k>1.
C. PARAMETERS EXTRACTION
The lifetime prediction under any operational voltage, Vgop, can be made only if the three parameters in Eqn (1) are accurately determined. In this section, we will demonstrate how to determine these information with the test performed on one single device as described in II.A. Fig. 3 plots the measured ∆Vt against stress time in double log scale under NBTI stress. A very good power law relationship can be observed in the 1 st step. This is understandable, since in the first step, the device is stressed from fresh condition and therefore is just under the typical NBTI stress condition. As what is reported before, the degradation will follow the power law relationship against stress time. The power factor, n, and the term, (A*V1 m ), can be extracted from the slope and the intercept at 1s respectively from the first step. The extracted power factor n is 0.165.
Once stressing under V1 during the first step is completed, the stress voltage, Vgst, raised one step onto V2 = k*V1, higher than V1. As a consequence, the degradation process got accelerated. By increasing Vgst in each step, the degradation will get further enhanced. As shown in Fig. 3 , ∆Vt increases more sharply under higher Vgst and thus deviates more from the power law relationship determined in the first step (dash line in Fig. 3 ). Stressing the device at higher Vgst for the same amount of time, ∆t, is more effective to generate defects compared with stress at V1 during first step. If stress time, ∆t, under Vgst higher than V1 can be effectively transformed to effective stress time, ∆teff, at V1, then ∆Vt_GD is supposed to follow the power law relationship extended from the first step. By making use of this idea, the parameter m and prefactor A can be accurately determined as follows.
The degradation under high Vgst for stress time of ∆t can be equivalent to that under V1 for an effective stress time, ∆t_eff [15, 16]. Based on Eqn (1), same degradation under V1*k (s-1) for ∆t at step #s can be achieved by stressing under V1, for ∆t_eff, i.e.
( 1)
Therefore, the device stressed under step #s for ∆t can be transformed to the step #1 with an equivalent time of, This procedure can be mathematically automated by evaluating the least square error of the two curves and the correct m can be found at the minimum error point (Fig. 5) . Once m is known, 'A' can be decoupled from A*V1 m which was determined in the step #1. What is worth noting is that although this extraction procedure is demonstrated here under NBTI stress condition, it can also be used for PBTI stress condition. Fig. 3 ) and the dashed line extrapolated from the first step (dash line in Fig. 3 ).
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D. TECHNIQUE VALIDATION
With the three extracted parameters, ∆Vt under CVS can be calculated using Eqn (1) . If the parameters are correct, the calculated ∆Vt should agree with the real measured ∆Vt. The comparison is shown in Fig. 6 . Very good agreement has been obtained. The NBTI lifetimes under various operating voltages can also be calculated. These calculated lifetimes are compared with the ones measured by CVS technique and shown in Fig. 7 . Again, good agreement has been achieved.
There are four adjustable testing parameters in VSS method: ∆t, V1, k and N. if this technique is robust, the predicted lifetime should not be affected by these parameters. Fig. 8 compares the predicted lifetimes under Vg = -1.1V with various combination of the parameters as listed in Table 2 . There is no change in the predicted lifetime indicating the VSS technique is robust. and Fig. 9 (b) compares the lifetime from CVS and VSS method. Good agreement has been obtained. In order to check the applicability of the new VSS method on different technology processes, the samples fabricated with the advanced 28nm processes are used. Two types of gate stacks are checked: ultra-thin SiON and high-k gate stack. Fig.  10 (a) and (c) show the typical measurement results using VSS technique. The comparison of the extracted lifetime using VSS technique and conventional method is shown in Fig. 10 (b) and (d). The excellent agreement shows the VSS technique is a general method which is independent of different processes and gate stacks. 
III. CONCLUSION A new Voltage
Step Stress (VSS) technique is proposed. Unlike the conventional method requiring multiple identical devices and long test time, the new VSS technique only requires a single device and the entire test is shortened to within two hours. It can be an effective tool for fast process screening, therefore.
